



PE3100G2DQiRM Content Director Server Adapter

Dual port Fiber 40/100 Gigabit Ethernet PCI Express Content Director Server Adapter for Multi-Host Platform Connectivity

Product Description

The Silicom 100 Gigabit Ethernet PCI Express content aware director server adapter for multi-host platform connectivity is designed for servers and high-end appliances, for using with dual hosts / dual processors servers.

The Silicom 100 Gigabit Ethernet PCI Express content aware director server adapter for multi-host platform connectivity offers simple integration into any PCI Express Bifurcation 2x8 to 100Gigabit Network.


The Silicom content aware director server adapter is designed with an on board smart routing architecture that enables packets to be redirected or dropped based on defined rules.

The Silicom's 100 Gigabit Ethernet content aware packet director reduces host system process since only packets that are defined to be targeted to the host systems are routed to the host; other packets can be routed to the other port or can be dropped by the content aware hardware routing architecture.

The Silicom's 100 Gigabit Ethernet content aware packet director is targeted to network applications that needs to process, monitor or bypass packets based on defined rules. The adapter supports three main modes of operation: Content Aware Bypass, Content Aware TAP and content Aware filtering NIC.

Content Aware Bypass

Silicom's 100 Gigabit Ethernet content aware director provides intelligent packet redirection capability where rules specify which packets are directed to the host system and which packets are directed to the other port (Bypass).



Content Aware TAP

Silicom's 100 Gigabit Ethernet content aware director provides intelligent packet redirection capability where all packets are directed to the other port (Bypassed) and rules specify which packets are copied to the host system (TAP).

Content Aware Filtering NIC

Silicom's 100 Gigabit Ethernet content aware provides intelligent packet redirection capability where rules specify which packets are directed to the host or dropped.

The Silicom 100 Gigabit Ethernet PCI Express content director server adapter is based on Intel FM10840 Ethernet controller and a L3 switch router. The Silicom's 100 Gigabit Ethernet PCI Express adapter is based on standard L2 driver and with the content director engine reduces CPU host system processing.

Key Features

Content Aware Director:

- Provides intelligent packet redirection capability where rules specify which packets are directed to the host system and which packets are directed to the other port (Bypass).
- Provides intelligent packet redirection capability where all packets are directed to the other port (Bypassed) and rules that specify which packets are copied to the host system (TAP).
- Provides intelligent packet filtering / drop capability where rules specify which packets are directed to the host or dropped.
- Provides redirection rules that can be defined using source IP/ destination IP / Source Port / Destination Port / VLAN tuples.
- Redirection and packet filtering / drop are performed by the hardware itself in wire speed and do not require any software and CPU host system power processing.
- Intelligent redirect mechanism is controllable via software.
- Intelligent routing mechanism is controllable via software.
- Support up to 2x100G / QSFP28 ports.

Common Key features:

- PCI Express Multi-Host Interfaces:
- Bifurcation mode of PCIe x8x8 lanes from/to host via gold fingers of edge card
- Two additional custom PCIe connectors on board supporting maximum PCIe x8 lanes on each of connector
- Support PCI Express Base Specification Revision 3.0, 8GT/s, 5GT/s or 2.5GT/s
- Up to 200Gbps in multi-host connections of 4x 50Gbps 8-lane PCIe interfaces

Intel FM10840 Features:

- Single-element 4MB shared memory
- L2/L3/L4/OpenFlow forwarding & ACLs
- Stateless load balancing to CPUs
- Datacenter Bridging (lossless Ethernet)
- 32K 40-bit TCAM entries
- 16K MAC & NextHop tables
- Up to 200Gbps High-bandwidth CPU interface
- Support up to 24,576 frames on receive and transmit queues per port
- Up to 2x100G (4 x 25G)
- 300ns network latency (100GbE)
- 1000ns host-network latency

• **LAN Features:**

- 256 queues per PCIe x8 interface
- SR-IOV (64 VFs per PCIe x8 interface)
- IP/TCP/UDP checksum
- Receive side scaling (RSS)
- TCP segmentation offload (TSO/LSO)
- Ethernet frame size 64bytes up to 15K bytes
- LEDs indicator for link/Activity

Technical Specifications

–QX4: QSFP28 100/40Gigabit Ethernet Technical Specifications Adapters:

QSFP28 (Quad Small Form-factor Pluggable) supports:	<p>40GBASE: XLPPi interfaces according IEEE 802.3ba standard to support 40GBase-SR4, 40GBase-LR4 and 40GBase-CR4 interfaces.</p> <p>100GBASE: CAUI-4 interfaces according IEEE 802.3bm and IEEE 802.3bj standards , to support 100GBase-SR4, 100GBase-LR4 and 100GBase-CR4 interfaces.</p>
---	--

– ZS4: Fiber 100GBASE-SR4 Ethernet Technical Specifications:

IEEE Standard / Network topology:	Fiber Gigabit Ethernet, 100GBase-SR4 (850nM)
Data Transfer Rate:	103.125GBd
Cables and Operating distance: Up to:	Multimode fiber: 62.5um, (OM4) 100m
Optical Output Power:	Typical: TBD dBm Minimum: TBD dB * being defined by IEEE 802.3bm
Optical Receive Sensitivity:	Typical: TBD dBm Maximum: TBD dBm * being defined by IEEE 802.3bm

– ZL4: Fiber 100GBASE-LR4 Ethernet Technical:

IEEE Standard / Network topology:	Fiber 100Gigabit Ethernet, 100GBASE-LR4 (1310nM)
Data Transfer Rate:	103.1GBd
Cables and Operating distance: Up to:	Single-Mode: 10km

Optical Output Power:	Typical: TBD dBm Minimum: -4.3 dBm
Optical Receive Sensitivity:	Typical: TBD dBm Maximum: -10.6 dBm
– QS41: Fiber 40GBASE-SR4 Ethernet Technical Specifications:	
IEEE Standard / Network topology:	Fiber 40Gigabit Ethernet, 40GBASE-SR4 (840 to 860 nm LAN PHY). IEEE 802.3ba
Data Transfer Rate:	10.5 GBd per lane
Cables and Operating distance: Up to:	50um, (OM3) 1500 MHz*Km, 0.5 to 100 m 50um, (OM4) 3500 MHz*Km, 0.5 to 150 m
Optical Output Power:	Maximum: 2.4 dBm per lane Minimum: -7.6 dBm per lane
Optical Receive Sensitivity:	Minimum: -5.4 dBm
Maximum Input Power:	Maximum: 2.4 dBm
– QS43: Fiber 40GBASE-SR4 Ethernet Technical Specifications:	
IEEE Standard / Network topology:	Fiber 40Gigabit Ethernet, 40GBASE-SR4 (840 to 860 nm LAN PHY). IEEE 802.3ba
Data Transfer Rate:	10.5 GBd per lane
Cables and Operating distance:	50um, (OM3) 1500 MHz*Km, 0.5 to 300 m 50um, (OM4) 3500 MHz*Km, 0.5 to 400 m
Output Transmit Power:	Maximum: 0.5 dBm per lane Minimum: -7.5 dBm per lane
Optical Receive Sensitivity:	Minimum -7.5dBm
Maximum Input Power:	Maximum: 2.4 dBm

– QL4: Fiber 40GBASE-LR4 Ethernet Technical Specifications:

IEEE Standard / Network topology:	Fiber 40Gigabit Ethernet, 40GBASE-LR4 (1264.5nm – 1277.5nm ; 1284.5nm – 1297.5nm ; 1304.5nm – 1317.5nm ; 1324.5nm – 1337.5nm LAN PHY). IEEE 802.3ba
Data Transfer Rate:	10.3125 GBd per lane
Cables and Operating distance: Up to:	SMF-28, 10Km
Optical Output Power:	Maximum: 2.3 dBm per lane Minimum: -7.0dBm per lane
Optical Receive Sensitivity:	Maximum: -9.6 dBm
Maximum Input Power:	Maximum: 2.3 dBm
Operating Systems Support:	
Operating system support:	Linux
LEDs location:	LEDs are located on the PCB, visible via holes in the metal bracket. Each green Link/Act 100G LED (1 LED per port) is located below its own connector port. The green LED for bypass is located between the 2 ports.
Connector:	(2) MTP/MTP (SR4) (2) LC/LC (LR4)
General Technical Specifications:	
Interface Standard:	PCI-Express Base Specification Revision 3.0(8 GTs)
Board Size:	Standard height short add-in card 167.65mm X 111.15mm (6.6"X 4.376")
PCI Express Card Type:	X16 Lane (PCIe bifurcation 2x8)
PCI Express Voltage:	+12V ± 8%
External Voltage from external PW jack:	+12V ± 8%

PCI Connector:	Gold Finger: X16 Lane, PCIe bifurcation 2x8 ; 2 x ULTRAPORT SLIMSAS™ (SlimLine) R/A receptacle
Controller:	Intel FM10840
Holder:	Metal Bracket
Operating Humidity:	0%–90%, non-condensing
Operating Temperature:	0°C – 40°C (32°F – 104°F), Air flow requirement 200FLM
Storage:	-40°C–65°C (-40°F–149°F)
Regulation:	Card shall meet CE, FCC Class B, ROHS requirements.
– LEDs/ Connectors Specifications:	
LEDs:	<p>Each Port has 4 LEDs to indicate link status and speed.</p> <p>(1) Link/Act 100/25/10Gbps LED: Stay on – physical link, Blinking – activity Yellow with 100G Speed Orange with 25G Speed Blue with 10G Speed Off – physical link off.</p> <p>(1) Link/Act 40/25/10Gbps LED: Stay on – physical link, Blinking – activity Green with 40G Speed Orange with 25G Speed Blue with 10G Speed Off – physical link off.</p> <p>(2) Link/Act 25/10Gbps LEDs: Stay on – physical link, Blinking – activity Orange with 25G Speed Blue with 10G Speed Off – physical link off.</p>
LEDs location:	LEDs are located on the PCB, visible by light guide in the metal bracket
Connector:	<p>(2) QSFP28 cage: Amphenol, P/N U95-W1P1-100A, or compatible.</p> <p>(2) ULTRAPORT SLIMSAS™ (SlimLine) 8X24 R/A receptacle: Amphenol, P/N U10-A074-260T</p>

Functional Description

Director Director – Content Aware Bypass

Silicom's 100 Gigabit Ethernet content aware director Provides intelligent packet redirection capability where rules specify which packets are directed to the host system and which packets are directed to the other port (Bypass).




Figure 1: Content Aware Bypass Functional Block Diagram

Figure 1 illustrates example of functional block diagram of content aware Bypass:

Packets received in port A and meet rule are directed to port C and D, other packets are directed to port B (Bypass).

Packets received in port B and meet rule are directed to ports E and F, other packets are directed to port A (Bypass).

Director – Content Aware TAP

Silicom's Ethernet content aware director Provides intelligent packet redirection capability where all packets are directed to the other port (Bypassed) and rules specify which packets are copied to the host system (TAP).




Figure 2: Content Aware TAP Functional Block Diagram

Figure 2 illustrates example of functional block diagram of content aware TAP:

Packets received in port A and meet rule are directed to ports B and C (TAP), other packets are directed to port B (Bypass).

Packets received in port B and meet rule are directed to ports F and A (TAP), other packets are directed to port A (Bypass).

Director – Content Filtering NIC

Silicom’s Ethernet content aware provides intelligent packet redirection capability where rules specify which packets are directed to the host or dropped.




Figure 3: Content Aware Filtering NIC Functional Block Diagram

Figure 3 illustrates functional block diagram of content aware TAP:

Packets received in port A and meet rule, direct to port C and D. Packets received in port A and do not meet rule are dropped. Packets received in port B and meet rule, direct to ports E and F. Packets received in port B and do not meet rule are Dropt.

Director – Load balancing (*Future Support)

Silicom’s Ethernet content aware director provides a load balancing of the traffic coming from 2 100G external ports (A, B). The traffic is balanced, based on a defined hash configuration, to the 4x 50G internal interfaces (C,D,E and F) that are going to the host




Figure 4: Load Balancing Functional Block Diagram

If there is external port that is heavily loaded the traffic will go into the 4 internal interfaces with balanced load. An ISL tag is added to all incoming packets, it enables the host to know the source port, and the ISL tag is removed from packets that are sent back from the host.

Director – Tagged In-Line rule aware mode (*Future Support)

Silicom's 100 Gigabit Ethernet content aware director Provides intelligent packet redirection capability where rules specify which packets are directed to the host system and which packets are directed to the other ports (Bypass) but at the same time it will get these bypassed traffic into the host with a ISL tag marking that these packets are bypassed, per the rules that the host will issue to the Silicom's 100 Gigabit Ethernet content aware director.




Figure 5: Tagged In-Line rule aware mode Block Diagram

Figure 5 illustrates functional block diagram of Tagged In-Line rule aware mode:

Port Group (A,C,D), (B,E,F) configured as VLAN groups.

Packets received in the 2 x 100G external ports (A and B) and meet and are directed to the other ports of the Vlan group with ISL tag that notify that match found. The original packet is sent to the "Output Port of Switch" in the rule matched policy

Packets received in the 2 x 100G external ports (A and B) and do not meet the rule are directed to the other ports of the Vlan group tagged with ISL tag that notify that no-match found.

Director Capabilities

The Redirector supports the following capabilities:

Maximum total number of rules is 16K.

Each of the 16K rules can be defined to any port the on board multi-layer switch.

Each rule refers to incoming packet

Rules are executed per order. First rule that matches will be executed

Rules can be added and removed on the fly.

Each rule can include one or more classification fields. A rule match will be when all fields defined are match.

Each field can have a bit masking to check part of the classification field.

Per port statistics can be read, like packets count, errors, VLAN, and more.

Rules and action are done in wire speed at any packet size.

Rules Classification Fields

Rules classification is done based on the first 128 bytes of the packets. The following list provides rules classification fields.

MAC address, source & destination

IPv4 – source & destination IP

IPv6 – source & destination IP

L4 Port – source & destination port

Ethernet Protocol – ethertype

IP Protocol num.

VLAN ID tagging

User defined fields

DSCP – match the different services code point – the six most significant bits of the Type of Service octet (IPv4) or Traffic Class octet (IPv6).*

IPv6 Flow Label*

IP length*

ISL Frame Type*

ISL USER*

Source & destination port range*

VLAN priority*

VLAN tag type*

TCP flags*

TOS – match Type of Service octet (IPv4) or Traffic Class octet (IPv6)*

TTL field in a IPv4 header or Hop Limit in a IPv6 header*

*Future SW supports.

Execution per Rule

The following Executions per rule are supported:

Drop – when a rule matches the packet will be dropped

Redirect – when a rule matches redirect the packet to the defined destination port

Mirror – when a rule matches copy packet also to a defined destination port

Director Advanced Features:

Director Advanced features*

Session balancing with L3/L4 hashing or other mechanism.

ISL (Inter Switch Link) Tagging per port can be added to the packets per configuration.

ISL Tagging can be removed and can be forward to specific port per the ISL index.

Quality of Service support with the following features:

- Priority levels: 16 internal “switch” priorities, 8 or 16 VLAN priorities (optional use of CFI bit as an extra VLAN priority bit)
- Arbitrary mapping of ingress VLAN priority to an internal VLAN priority
- Arbitrary mapping of an internal VLAN priority to egress VLAN priority
- Arbitrary mapping of internal VLAN priority to switch priority
- Arbitrary mapping of DSCP to switch priority, configurable priority source selection.
- Scheduler: 8 traffic classes, arbitrary mapping of switch priorities to traffic class, deficit weighted round-robin or strict priority.
- Notification: Two congestion notifications can be supported;


- Virtual output queue congestion notification (VCN) and Intel proprietary backward congestion notification (FCN).
- Open Flow support (consistent with OpenFlow protocol standard)
- sFlow support

User defined Packet transmission with two optional modes: 1. Simple mode – transmit on specific port. 2. Switched mode – where switch determines destination port/ports, or with specific information such as whether or not egress processing rules should be applied.

Storm Control Management – Switch can support a variety storm controller. Each storm controller can be programmable to define rat, condition (like unicast ICMP frames whose TTL is at most 1), frame type (can be OR'ed), ingress & egress port ports. Actions: do nothing, drops frames to port (according to filter)


*Future SW supports.

PE3100G2DQIRM-Qx4 Block Diagram




Appendix D: Multi-Host Building blocks

Two PCIe Bifurcation (2 x8) Slots:



One PCIe Bifurcation (2 x8) Slot and Two PCIe x8 Slots:



Order Information

P/N	Description	Notes
PE3100G2DQIRM-QS41	Dual port Fiber (SR4) 40 Gigabit Ethernet PCI Express Content Director Server Adapter for Multi-Host Platform Connectivity, with two SR4 Optical Transceivers Modules range 100m	RoHS Compliant, 2x8 Gen 3, based on Intel FM10840
PE3100G2DQIRM-QS43	Dual port Fiber (SR4) 40 Gigabit Ethernet PCI Express Content Director Server Adapter for Multi-Host Platform Connectivity, with two SR4 Optical Transceivers Modules range 300m	RoHS Compliant, 2x8 Gen 3, based on Intel FM10840
PE3100G2DQIRM-QL4	Dual port Fiber (LR4) 40 Gigabit Ethernet PCI Express Content Director Server Adapter for Multi-Host Platform Connectivity, with two LR4 Optical Transceivers Modules range 10km	RoHS Compliant, 2x8 Gen 3, based on Intel FM10840
PE3100G2DQIRM-QX4	Dual port (QSFP28) 100 Gigabit Ethernet PCI Express Content Director Server Adapter, for Multi-Host Platform Connectivity	RoHS Compliant, 2x8 Gen 3, based on Intel FM10840 Optical Transceivers Modules are not included
PE3100G2DQIRM-ZS4	Dual port Fiber (SR4) 100 Gigabit Ethernet PCI Express Content Director Server Adapter for Multi-Host Platform Connectivity, with two SR4 Optical Transceivers Modules range 100m	RoHS Compliant, 2x8 Gen 3, based on Intel FM10840
PE3100G2DQIRM-ZL4	Dual port Fiber (LR4) 100 Gigabit Ethernet PCI Express Content Director Server Adapter for Multi-Host Platform Connectivity, with two LR4 Optical Transceivers Modules range 10km	RoHS Compliant, 2x8 Gen 3, based on Intel FM10840 Only Support –LR4 with FEC enabled. As this is not part of IEEE standard, link partner should capable to support FEC enabled.
PE316IRM	PCI Express x16 Gen 3.0 Host Connector to Dual ULTRAPORT SLIMSAS™ high speed Cable Adapter	RoHS Compliant, 2x8 Gen 3
PE38IRM	PCI Express x8 Gen 3.0 Host Connector to Single ULTRAPORT SLIMSAS™ high speed Cable Adapter	RoHS Compliant, X8 Gen 3

1V2